Simulation of MOS Circuits by Decision Diagrams
- 1 October 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 4 (4) , 685-693
- https://doi.org/10.1109/tcad.1985.1270168
Abstract
No abstract availableKeywords
This publication has 9 references indexed in Scilit:
- Worst-case Analysis of Set Union AlgorithmsJournal of the ACM, 1984
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- An Experimental MOS Fault Simulation Program CSASIMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Circuit analysis, logic simulation, and design verification for VLSIProceedings of the IEEE, 1983
- Synthesis and Optimization of Programs by Means of P-FunctionsIEEE Transactions on Computers, 1982
- A unified switching theory with applications to VLSI designProceedings of the IEEE, 1982
- Synthesis of Minimal Binary Decision TreesIEEE Transactions on Computers, 1979
- Binary Decision DiagramsIEEE Transactions on Computers, 1978
- An Approach to Unified Methodology of Combinational Switching CircuitsIEEE Transactions on Computers, 1977