Applying Logic Synthesis for Speeding Up SAT

This publication has 7 references indexed in Scilit:

• Improvements to Technology Mapping for LUT-Based FPGAs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2007
• Translating Pseudo-Boolean Constraints into SAT
  Journal on Satisfiability, Boolean Modeling and Computation, 2006
• DAG-aware AIG rewriting a fresh look at combinational logic synthesis
  Published by Association for Computing Machinery (ACM) ,2006
• DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• DAG-aware circuit compression for formal verification
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• Database: Enterprise, Skills and Innovation
  Published by Springer Nature ,2005
• Efficient translation of Boolean formulas to CNF in formal verification of microprocessors
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2004