DAOmap: a depth-optimal area optimization mapping algorithm for FPGA designs

This publication has 20 references indexed in Scilit:

• Low-power technology mapping for FPGA architectures with dual supply voltages
  Published by Association for Computing Machinery (ACM) ,2004
• Efficient LUT-based FPGA technology mapping for power minimization
  Published by Association for Computing Machinery (ACM) ,2003
• Beyond the combinatorial limit in depth minimization for LUT-based FPGA designs
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Cut ranking and pruning
  Published by Association for Computing Machinery (ACM) ,1999
• Technology mapping for TLU FPGAs based on decomposition of binary decision diagrams
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
• A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs
  Published by Association for Computing Machinery (ACM) ,1996
• Optimal clock period FPGA technology mapping for sequential circuits
  Published by Association for Computing Machinery (ACM) ,1996
• On area/depth trade-off in LUT-based FPGA technology mapping
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
• A heuristic method for FPGA technology mapping based on the edge visibility
  Published by Association for Computing Machinery (ACM) ,1991
• Chortle-crf: Fast technology mapping for lookup table-based FPGAs
  Published by Association for Computing Machinery (ACM) ,1991