Low-power technology mapping for FPGA architectures with dual supply voltages
- 22 February 2004
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 109-117
- https://doi.org/10.1145/968280.968297
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Pushing ASIC performance in a power envelopePublished by Association for Computing Machinery (ACM) ,2003
- Architecture evaluation for power-efficient FPGAsPublished by Association for Computing Machinery (ACM) ,2003
- Efficient LUT-based FPGA technology mapping for power minimizationPublished by Association for Computing Machinery (ACM) ,2003
- Gate-level design exploiting dual supply voltages for power-driven applicationsPublished by Association for Computing Machinery (ACM) ,1999
- Cut ranking and pruningPublished by Association for Computing Machinery (ACM) ,1999
- Practical Low Power Digital VLSI DesignPublished by Springer Nature ,1998
- Variable voltage schedulingPublished by Association for Computing Machinery (ACM) ,1995
- Clustered voltage scaling technique for low-power designPublished by Association for Computing Machinery (ACM) ,1995
- Power efficient technology decomposition and mapping under an extended power consumption modelIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994
- On area/depth trade-off in LUT-based FPGA technology mappingPublished by Association for Computing Machinery (ACM) ,1993