Architecture evaluation for power-efficient FPGAs
- 23 February 2003
- conference paper
- Published by Association for Computing Machinery (ACM)
- p. 175-184
- https://doi.org/10.1145/611817.611844
Abstract
This paper presents a flexible FPGA architecture evaluation framework, named fpgaEVA-LP, for power efficiency analysis of LUT-based FPGA architectures. Our work has several contributions: (i) We develop a mixed-level FPGA power model that combines switch-level models for interconnects and macromodels for LUTs; (ii) We develop a tool that automatically generates a back-annotated gate-level netlist with post-layout extracted capacitances and delays; (iii) We develop a cycle-accurate power simulator based on our power model. It carries out gate-level simulation under real delay model and is able to capture glitch power; (iv) Using the framework fpgaEVA-LP, we study the power efficiency of FPGAs, in 0.10um technology, under various settings of architecture parameters such as LUT sizes, cluster sizes and wire segmentation schemes and reach several important conclusions. We also present the detailed power consumption distribution among different FPGA components and shed light on the potential opportunities of power optimization for future FPGA designs (e.g., ≤: 0.10um technology).Keywords
This publication has 9 references indexed in Scilit:
- Dynamic power consumption in Virtex™-II FPGA familyPublished by Association for Computing Machinery (ACM) ,2002
- Efficient circuit clustering for area and power reduction in FPGAsPublished by Association for Computing Machinery (ACM) ,2002
- Power estimation approach for SRAM-based FPGAsPublished by Association for Computing Machinery (ACM) ,2000
- The effect of LUT and cluster size on deep-submicron FPGA performance and densityPublished by Association for Computing Machinery (ACM) ,2000
- FPGA routing architecturePublished by Association for Computing Machinery (ACM) ,1999
- Low-energy embedded FPGA structuresPublished by Association for Computing Machinery (ACM) ,1998
- Estimation of activity for static and domino CMOS circuits considering signal correlations and simultaneous switchingIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1996
- RASPPublished by Association for Computing Machinery (ACM) ,1996
- FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1994