FlowMap: an optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designs
- 1 January 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 13 (1) , 1-12
- https://doi.org/10.1109/43.273754
Abstract
No abstract availableThis publication has 19 references indexed in Scilit:
- Chortle: a technology mapping program for lookup table-based field programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimal technology mapping algorithm for delay optimization in lookup-table based FPGA designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Technology mapping of lookup table-based FPGAs for performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- A heuristic method for FPGA technology mapping based on the edge visibilityPublished by Association for Computing Machinery (ACM) ,1991
- A CAD system for the design of field programmable gate arraysPublished by Association for Computing Machinery (ACM) ,1991
- Chortle-crf: Fast technology mapping for lookup table-based FPGAsPublished by Association for Computing Machinery (ACM) ,1991
- XmapPublished by Association for Computing Machinery (ACM) ,1991
- DAGON: technology binding and local optimization by DAG matchingPublished by Association for Computing Machinery (ACM) ,1987
- Module Clustering to Minimize Delay in Digital NetworksIEEE Transactions on Computers, 1969
- A Method for the Construction of Minimum-Redundancy CodesProceedings of the IRE, 1952