A 1.1-GHz CMOS fractional-N frequency synthesizer with a 3-b third-order /spl Delta//spl Sigma/ modulator
Top Cited Papers
- 1 October 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (10) , 1453-1460
- https://doi.org/10.1109/4.871322
Abstract
A 1.1-GHz fractional-N frequency synthesizer is implemented in 0.5-/spl mu/m CMOS employing a 3-b third-order /spl Delta//spl Sigma/ modulator. The in-band phase noise of -92 dBc/Hz at 10-kHz offset with a spur of less than -95 dBc is measured at 900.03 MHz with a phase detector frequency of 7.994 MHz and a loop bandwidth of 40 kHz. Having less than 1-Hz frequency resolution and agile switching speed, the proposed system meets the requirements of most RF applications including multislot GSM, AMPS, IS-95, and PDC.Keywords
This publication has 8 references indexed in Scilit:
- A multiple modulator fractional dividerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An agile ISM band frequency synthesizer with built-in GMSK data modulationIEEE Journal of Solid-State Circuits, 1998
- A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulationIEEE Journal of Solid-State Circuits, 1997
- A 22-kHz multibit switched-capacitor sigma-delta D/A converter with 92 dB dynamic rangeIEEE Journal of Solid-State Circuits, 1995
- Delta-sigma modulation in fractional-N frequency synthesisIEEE Journal of Solid-State Circuits, 1993
- Quantisation noise reduction in multibit oversampling Σ-Δ A/D convertorsElectronics Letters, 1992
- A higher order topology for interpolative modulators for oversampling A/D convertersIEEE Transactions on Circuits and Systems, 1990
- Digiphase SynthesizerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1969