A 27-mW CMOS fractional-N synthesizer using digital compensation for 2.5-Mb/s GFSK modulation
- 1 January 1997
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 32 (12) , 2048-2060
- https://doi.org/10.1109/4.643663
Abstract
No abstract availableThis publication has 14 references indexed in Scilit:
- A low-power CMOS chipset for spread spectrum communicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An all-CMOS architecture for a low-power frequency-hopped 900 MHz spread spectrum transceiverPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A multiple modulator fractional dividerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 2.7 V 2.5 GHz bipolar chipset for digital wireless communicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-speed multi-modulus prescaler ICPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 3.0 V 2 GHz transmitter IC for digital radio communication with integrated VCOsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A pipelined multiplier-accumulator using a high-speed, low-power static and dynamic full adder designIEEE Journal of Solid-State Circuits, 1997
- A 1.75-GHz/3-V dual-modulus divide-by-128/129 prescaler in 0.7-μm CMOSIEEE Journal of Solid-State Circuits, 1996
- A 200 MHz CMOS pipelined multiplier-accumulator using a quasi-domino dynamic full-adder cell designIEEE Journal of Solid-State Circuits, 1993
- A multiple modulator fractional dividerIEEE Transactions on Instrumentation and Measurement, 1991