Interface state creation and charge trapping in the medium-to-high gate voltage range (V/sub d//2or=V/sub d/) during hot-carrier stressing of n-MOS transistors

Abstract
No abstract available