Abstract
Anneal kinetics of interface traps have been studied using capacitance-voltage measurements. The silicon oxide-silicon samples have been annealed without any gate structure on top of the silicon oxide. An exponential decay of trap density with annealing time has been observed at metal gate-silicon oxide-silicon capacitors built after annealing at temperatures ranging from 250 to 620 °C. A model is proposed to explain the obtained results.