A foveated AER imager chip [address event representation]
- 27 July 2005
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 1, 2751-2754
- https://doi.org/10.1109/iscas.2005.1465196
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- 'Bump' circuits for computing similarity and dissimilarity of analog voltagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A foveated silicon retina for two-dimensional trackingIEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing, 2000
- Space variant imagingSensor Review, 1995
- A communication architecture tailored for analog VLSI artificial neural networks: intrinsic performance and limitationsIEEE Transactions on Neural Networks, 1994
- The Silicon Optic NervePublished by Springer Nature ,1994
- A silicon model of early visual processingNeural Networks, 1988
- An electronic model of the retinaProceedings of the IEEE, 1970