ASPRO-216: a standard-cell Q.D.I. 16-bit RISC asynchronous microprocessor
- 1 January 1998
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The design of a CMOS standard-cell Quasi-Delay-Insensitive (QDI) 16-bit asynchronous microprocessor is presented. ASPRO-216 is being developed for embedded applications. It is a scalar processor which issues instructions in-order and completes their execution out-of-order, and it can be customized both at the hardware and software levels to fit specific application requirements. Its architecture extensively uses an overlapping pipelined execution scheme involving desynchronized units. The design flow and circuit style are an original application of A. Martin's method. The expected performance is 200 peak MIPS, 0.5 Watt using a 0.25 mu m technologyKeywords
This publication has 9 references indexed in Scilit:
- The NSR processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Fred: an architecture for a self-timed decoupled computerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The design of an asynchronous MIPS R3000 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- AMULET2e: an asynchronous embedded controllerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ECSTAC: a fast asynchronous microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Functionally asynchronous array processor for morphological filtering of greyscale imagesIEE Proceedings - Computers and Digital Techniques, 1996
- Low-power operation using self-timed circuits and adaptive scaling of the supply voltageIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994
- TITAC: design of a quasi-delay-insensitive microprocessorIEEE Design & Test of Computers, 1994
- The Design of an Asynchronous MicroprocessorPublished by Defense Technical Information Center (DTIC) ,1989