Exploiting ILP, TLP, and DLP with the polymorphous trips architecture
- 1 November 2003
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 23 (6) , 46-51
- https://doi.org/10.1109/mm.2003.1261386
Abstract
The Tera-op reliable intelligently adaptive processing system (TRIPS) architecture seeks to deliver system-level configurability to applications and runtime systems. It does so by employing the concept of polymorphism, which permits the runtime system to configure the hardware execution resources to match the mode of execution and demands of the compiler and application.Keywords
This publication has 8 references indexed in Scilit:
- A design space evaluation of grid processor architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Effective Compiler Support For Predicated Execution Using The HyperblockPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Universal mechanisms for data-parallel architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Exploiting ILP, TLP, and DLP with the polymorphous TRIPS architecturePublished by Association for Computing Machinery (ACM) ,2003
- Increasing the instruction fetch rate via block-structured instruction set architecturesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Simultaneous multithreading: Maximizing on-chip parallelismPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An adaptive, non-uniform cache structure for wire-delay dominated on-chip cachesPublished by Association for Computing Machinery (ACM) ,2002
- Imagine: media processing with streamsIEEE Micro, 2001