Control optimization in high-level synthesis using behavioral don't cares
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 0738100X,p. 657-661
- https://doi.org/10.1109/dac.1992.227804
Abstract
The authors present techniques for optimization of the control part of designs generated by high-level synthesis. The concept of behavioral don't cares is defined and algorithms for extracting behavioural don't care conditions from a high-level description are given. These don't care conditions are used for the optimization of the control logic and the finite-state machine, after high-level synthesis. It is shown that the use of behavioral don't cares combined with finite automata state minimization algorithms can further optimize the logic and reduce the number of states, after scheduling and allocation. Results from several benchmark examples showed that significant area and delay reductions can be obtained with these techniques.Keywords
This publication has 6 references indexed in Scilit:
- Exact and heuristic algorithms for the minimization of incompletely specified state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The IBM High-Level Synthesis SystemPublished by Springer Nature ,1991
- Data-path synthesis using path analysisPublished by Association for Computing Machinery (ACM) ,1991
- The high-level synthesis of digital systemsProceedings of the IEEE, 1990
- MUSTANG: state assignment of finite state machines targeting multilevel logic implementationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984