The IBM High-Level Synthesis System

This publication has 10 references indexed in Scilit:

• Path-based scheduling for synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1991
• The high-level synthesis of digital systems
  Proceedings of the IEEE, 1990
• Algorithmic and Register-Transfer Level Synthesis: The System Architect’s Workbench
  Published by Springer Nature ,1990
• Force-directed scheduling for the behavioral synthesis of ASICs
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Synthesizing circuits from behavioural descriptions
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984
• A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital Logic
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
• A Method of Automatic Data Path Synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1983
• Some Experiments in Local Microcode Compaction for Horizontal Machines
  IEEE Transactions on Computers, 1981
• Register allocation via coloring
  Computer Languages, 1981