Low-temperature oxide-bonded three-dimensional integrated circuits
- 1 January 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 123-124
- https://doi.org/10.1109/soi.2002.1044445
Abstract
A low-temperature oxide-oxide bond process has been proposed that permits stacking and interconnecting circuit layers with tungsten plugs with size and pitch approaching current 2D-via designs. The oxide bond process is also compatible with the 400-500 /spl deg/C anneals used to improve transistor properties that complete wafer fabrication. In this paper, the authors report the development of this process, including operational circuits and 3-tier via chains fabricated using concentric vias.Keywords
This publication has 3 references indexed in Scilit:
- Feasibility study of VLSI device layer transfer by CMP PETEOS direct bondingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A Model for the Silicon Wafer Bonding ProcessJapanese Journal of Applied Physics, 1989
- Bonding of silicon wafers for silicon-on-insulatorJournal of Applied Physics, 1988