Adding instruction cache effect to an exact schedulability analysis of preemptive real-time systems
- 23 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Process dependent static cache partitioning for real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Real-time is no longer a small specialized nichePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The impact of extrinsic cache performance on predictability of real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- STRESS: A simulator for hard real‐time systemsSoftware: Practice and Experience, 1994
- Bounding worst-case instruction cache performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Hartstone Uniprocessor Benchmark: Definitions and experiments for real-time systemsReal-Time Systems, 1992
- Real-time scheduling theory and AdaComputer, 1990
- Priority inheritance protocols: an approach to real-time synchronizationIEEE Transactions on Computers, 1990
- Finding Response Times in a Real-Time SystemThe Computer Journal, 1986
- Scheduling Algorithms for Multiprogramming in a Hard-Real-Time EnvironmentJournal of the ACM, 1973