Techniques for area estimation of VLSI layouts
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (1) , 81-92
- https://doi.org/10.1109/43.21821
Abstract
The standard cell design style is investigated. Two probabilistic models are presented. The first model estimates the wiring space requirements in the routing channels between the cell rows. The second model estimates the number of feedthroughs that must be inserted in the cell rows to interconnect cells placed several rows apart. These models were implemented in the standard cell area estimation program PLEST (PLotting ESTimator). PLEST was used to estimate the areas of a set of 12 standard cell chips. In all cases, the estimates were accurate to within 10% of the actual areas. PLEST's estimation of a chip layout area takes only a few seconds to produce, as compared with more than 10 h to generate the chip layout itself using an industrial layout system.<>Keywords
This publication has 10 references indexed in Scilit:
- CHAMP: Chip Floor Plan for Hierarchical VLSI Layout DesignIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- A Standard Cell Initial Placement StrategyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- A Formal Method for the Specification, Analysis, and Design of Register-Transfer Level Digital LogicIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- Reducing Channel Density in Standard Cell LayoutPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Linear Ordering and Application to PlacementPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- The Effect of Register-Transfer Design Tradeoffs on Chip Area and PerformancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Connectivity of Random LogicIEEE Transactions on Computers, 1982
- Two-dimensional stochastic model for interconnections in master slice integrated circuitsIEEE Transactions on Circuits and Systems, 1981
- Clustering and linear placementPublished by Association for Computing Machinery (ACM) ,1972
- On a Pin Versus Block Relationship For Partitions of Logic GraphsIEEE Transactions on Computers, 1971