An integrated debugging environment for reprogrammble hardware systems
- 19 September 2005
- proceedings article
- Published by Association for Computing Machinery (ACM)
- p. 111-116
- https://doi.org/10.1145/1085130.1085145
Abstract
Reprogrammable hardware systems are traditionally very difficult to debug due to their high level of parallelism. In our solution to this problem, features are inserted into the user's design which allow the system to be monitored and updated at runtime. An assortment of logic is added before synthesis to allow variable buffering, assertion checking, and automatic breakpointing. Low-level clock control and access to off-chip storage is managed by a custom hardware operating system. Through the addition of these features, a system can be debugged directly on the hardware, bypassing simulation and reducing iterations through the design flow. Copyright 2005 ACM.link_to_subscribed_fulltexKeywords
This publication has 4 references indexed in Scilit:
- BEE2 A High-End Reconfigurable Computing SystemIEEE Design & Test of Computers, 2005
- The Implementation of a FPGA Hardware Debugger System with Minimal System OverheadPublished by Springer Nature ,2004
- Hardware and Software Debugging of FPGA Based Microprocessor Systems Through Debug Logic InsertionPublished by Springer Nature ,2004
- Logic design error diagnosis and correctionIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994