Logic design error diagnosis and correction
- 1 September 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Very Large Scale Integration (VLSI) Systems
- Vol. 2 (3) , 320-332
- https://doi.org/10.1109/92.311641
Abstract
Logic verification tools are often used to verify a gate-level implementation of a digital system in terms of its functional specification. If the implementation is found not to be functionally equivalent to the specification, it is important to correct the implementation automatically. This paper describes a formal method for the diagnosis and correction of logic design errors in an incorrect gate-level implementation. We use Boolean equation techniques to search for potential error locations. An efficient search and pruning algorithm is developed by introducing the notion of immediate dominator set. Two correction procedures are proposed. Gate correction corrects errors such as wrong gate type, missing inverters, etc.; line correction corrects errors such as missing wires and wrong connections. Our method is robust and covers all, simple design errors described by Abadir et al. (1988). Experimental results for a set of ISCAS and MCNC benchmark circuits demonstrate the effectiveness of the proposed techniques.Keywords
This publication has 20 references indexed in Scilit:
- ACCORD : Automatic Catching and Correction of Logic Design Errors in Combinational CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Quantifying design quality: a model and design experimentsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Edge-valued binary decision for multi-level hierarchical verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Extended BDD's: trading off canonicity for structure in verification algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Probabilistic design verificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Efficient automatic diagnosis of digital circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An algorithm for locating logic design errorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Circuit comparison by hierarchical pattern matchingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- The transduction method-design of logic networks based on permissible functionsIEEE Transactions on Computers, 1989
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986