Edge-valued binary decision for multi-level hierarchical verification
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Evaluation and improvement of Boolean comparison method based on binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Boolean resubstitution with permissible functions and binary decision diagramsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Algorithms for discrete function manipulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Implicit state enumeration of finite state machines using BDD'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Shared binary decision diagram with attributed edges for efficient Boolean function manipulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A resynthesis approach for network optimizationPublished by Association for Computing Machinery (ACM) ,1991
- Heuristics to compute variable orderings for efficient manipulation of ordered binary decision diagramsPublished by Association for Computing Machinery (ACM) ,1991
- Breadth-first manipulation of SBDD of Boolean functions for vector processingPublished by Association for Computing Machinery (ACM) ,1991
- Representing circuits more efficiently in symbolic model checkingPublished by Association for Computing Machinery (ACM) ,1991
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986