Fault tolerant VLSI design with functional block redundancy
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 432-436
- https://doi.org/10.1109/iccd.1991.139938
Abstract
Functional block redundancy is a dynamic redundancy technique for fault tolerance of VLSI circuits with nonregular logic structure, such as gate array designs. It exploits functional similarity of subcircuits, such as repeatedly used counter and shift register functions, to reduce the overhead of standby modules. The example of a manually optimized industrial gate array shows an extremely low overhead factor of 1.8 for complete single fault tolerance, which previously could not be reached for this type of circuit.Keywords
This publication has 3 references indexed in Scilit:
- Fault Tolerance in Process Control: An Overview And Examples of European ProductsIEEE Micro, 1987
- A review of fault-tolerant techniques for the enhancement of integrated circuit yieldProceedings of the IEEE, 1986
- The Intel 432: A VLSI Architecture for Fault-Tolerant Computer SystemsComputer, 1984