A review of fault-tolerant techniques for the enhancement of integrated circuit yield

1 May 1986

journal article
review article
Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the IEEE

Vol. 74 (5) , 684-698
https://doi.org/10.1109/proc.1986.13531

Abstract

This paper examines the ways in which the yield of integrated circuit production can be improved through the use of circuit design techniques. The bulk of the paper is concerned with fault-tolerant approaches but aspects of circuit layout are also considered briefly. The paper reviews the fault-tolerant techniques which are currently in use in memory chips and discusses those which have been proposed for other architectures and large-area chips up to whole wafers. It surveys the crucial topics of yield prediction and of repair technology and outlines the options available for the future.

Keywords

This publication has 98 references indexed in Scilit:

Characterizing the LSI Yield Equation from Wafer Test Data
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
Error-correction technique for random-access memories
IEEE Journal of Solid-State Circuits, 1982
Programming Mechanism of Polysilicon Resistor Fuses
IEEE Journal of Solid-State Circuits, 1982
Fault-tolerant wafer-scale architectures for VLSI
ACM SIGARCH Computer Architecture News, 1982
Laser programmable redundancy and yield improvement in a 64K DRAM
IEEE Journal of Solid-State Circuits, 1981
Some considerations in the formulation of IC yield statistics
Solid-State Electronics, 1979
Spatial distribution of defects in SiO ₂
Electronics Letters, 1978
Multiple word/bit line redundancy for semiconductor memories
IEEE Journal of Solid-State Circuits, 1978
Redundancy for LSI Yield Enhancement
IEEE Journal of Solid-State Circuits, 1967
Current Status of Large Scale Integration Technology
IEEE Journal of Solid-State Circuits, 1967