Delay analysis in synchronous programs
- 1 January 1993
- book chapter
- Published by Springer Nature
- p. 333-346
- https://doi.org/10.1007/3-540-56922-7_28
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Protocol verification as a hardware design aidPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Model-checking for real-time systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Verifying quantitative real-time properties of synchronous programsPublished by Springer Nature ,1993
- Verifying general safety and liveness properties with integer programmingPublished by Springer Nature ,1993
- An experience in proving regular networks of processes by modular model checkingActa Informatica, 1992
- Verification of systems containing countersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- The ESTEREL languageProceedings of the IEEE, 1991
- Automatic discovery of linear restraints among variables of a programPublished by Association for Computing Machinery (ACM) ,1978
- Abstract interpretation: a unified lattice model for static analysis of programs by construction or approximation of fixpointsPublished by Association for Computing Machinery (ACM) ,1977
- Algorithm for discovering the set of all the solutions of a linear programming problemUSSR Computational Mathematics and Mathematical Physics, 1968