ConCISe: a compiler-driven CPLD-based instruction set accelerator
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2607, 92-101
- https://doi.org/10.1109/fpga.1999.803671
Abstract
We propose a smart compilation chain in which the compiler is no longer limited by a pre-defined instruction set, but can generate application-specific custom instructions and synthesize them in Field-Programmable Logic. We also present a RISC micro-architecture enhanced by a CPLD-based Reconfigurable Functional Unit (RFU) which supports our compiler approach. The main difference between our smart compiler and similar methods is the ability to encode multiple custom instructions in a singleRFU configuration, cross-minimizing the logic among them. The objective is to reduce (or eliminate) the reconfiguration overhead and optimize the utilization of resources. The CPLD core that implements the RFU is based on the Philips XPLA2 architecture.We discuss the advantages of using the XPLA2 instead of conventional FPGAs. Application examples are also presented, which show that our RFU-extended CPU can achieve speed-ups of more than 40% for encryption algorithms, when compared to the standard CPU core alone.Keywords
This publication has 9 references indexed in Scilit:
- A high-performance microarchitecture with hardware-programmable functional unitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- PRISC software acceleration techniquesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Garp: a MIPS processor with a reconfigurable coprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Using the KressArray for reconfigurable computingPublished by SPIE-Intl Soc Optical Eng ,1998
- Colt: an experiment in wormhole run-time reconfigurationPublished by SPIE-Intl Soc Optical Eng ,1996
- MATRIX: a reconfigurable computing architecture with configurable instruction distribution and deployable resourcesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- OneChip: an FPGA processor with reconfigurable logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1996
- Implementation approaches for reconfigurable logic applicationsPublished by Springer Nature ,1995
- Processor reconfiguration through instruction-set metamorphosisComputer, 1993