A global delay model for domino cmos circuits with application to transistor sizing

This publication has 5 references indexed in Scilit:

• Zipper CMOS
  IEEE Circuits and Devices Magazine, 1986
• FFT scaling in Domino CMOS gates
  IEEE Journal of Solid-State Circuits, 1985
• Analysis and design optimization of domino CMOS logic with application to standard cells
  IEEE Journal of Solid-State Circuits, 1985
• NORA: a racefree dynamic CMOS technique for pipelined logic structures
  IEEE Journal of Solid-State Circuits, 1983
• High-speed compact circuits with CMOS
  IEEE Journal of Solid-State Circuits, 1982