Don't cares and global flow analysis of Boolean networks

6 January 2003

conference paper
Published by Institute of Electrical and Electronics Engineers (IEEE)

p. 98-101
https://doi.org/10.1109/iccad.1988.122471

Abstract

External, intermediate, and fan-out don't care sets have been used to describe information about network structure required to optimize a node of a Boolean network locally. Another method to optimize a network has been called global flow analysis. The authors relate these approaches, generalize global flow to arbitrary Boolean networks, and suggest new algorithms for these problems.

Keywords

This publication has 6 references indexed in Scilit:

Multi-level logic minimization using implicit don't cares
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
MIS: A Multiple-Level Logic Optimization System
IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
Logic Synthesis
Published by Springer Nature ,1987
Global Flow Analysis in Automatic Logic Design
IEEE Transactions on Computers, 1986
Logic Minimization Algorithms for VLSI Synthesis
Published by Springer Nature ,1984
Redundancy and Don't Cares in Logic Synthesis
IEEE Transactions on Computers, 1983