A general constructive approach to fault-tolerant design using redundancy
- 1 January 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computers
- Vol. 38 (1) , 15-29
- https://doi.org/10.1109/12.8727
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Computers that are `never' down [fault-tolerant computers]IEEE Spectrum, 1985
- Characterization and Testing of Physical Failures in MOS Logic CircuitsIEEE Design & Test of Computers, 1984
- On-chip monitors for system fault isolationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- Fault-tolerant design of local ESS processorsProceedings of the IEEE, 1978
- Fault-Tolerant Computers Using ``Dotted Logic'' Redundancy TechniquesIEEE Transactions on Computers, 1972
- Reliability analysis and architecture of a hybrid-redundant digital systemPublished by Association for Computing Machinery (ACM) ,1970
- Digital Circuit RedundancyIEEE Transactions on Reliability, 1964
- The Use of Triple-Modular Redundancy to Improve Computer ReliabilityIBM Journal of Research and Development, 1962
- On Codes for Checking Logical OperationsIBM Journal of Research and Development, 1959
- Reliable circuits using less reliable relaysJournal of the Franklin Institute, 1956