The Paprica massively parallel processor
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Enhancement of a 2D array processor for an efficient implementation of visual perception tasksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A self-tuning system for real-time optical flow detectionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The PAPRICA SIMD array: Critical reviews and perspectivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Parallel and local feature extraction: a real-time approach to road boundary detectionIEEE Transactions on Image Processing, 1995
- A chip set implementation of a parallel cellular architectureMicroprocessing and Microprogramming, 1992
- The AIS-5000 parallel processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Image Analysis Using Mathematical MorphologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Design of a Massively Parallel ProcessorIEEE Transactions on Computers, 1980
- Parallel Processors for Digital Image ProcessingPublished by Springer Nature ,1979
- Hexagonal Parallel Pattern TransformationsIEEE Transactions on Computers, 1969