Radiation-induced clock jitter and race
- 16 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The paper assesses the reliability risk due to radiation-induced single event upsets (SEU) of clock nodes for flip flop and pulse latch based designs. Two basic upset modes are identified: radiation-induced clock jitter and radiation-induced race. Our simulation results indicate that the radiation-induced clock soft error rate (SER) cannot be neglected on the chip-level. Particularly for pulse latch based designs, upsets occurring in the clock generator have the potential to dominate the chip-level SER if no mitigation techniques are applied. Our results show that the hardened pulse latch in combination with a hardened and shared pulse generator yields a 20/spl times/ improvement in sequential SER as well as the lowest susceptibility to radiation-induced race and clock jitter with little area and performance penalty.Keywords
This publication has 9 references indexed in Scilit:
- A CMOS design style for logic circuit hardeningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Timing Vulnerability Factors of SequentialsIEEE Transactions on Device and Materials Reliability, 2004
- A systematic approach to SER estimation and solutionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Modeling the effect of technology trends on the soft error rate of combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The impact of technology scaling on soft error rate performance and limits to the efficacy of error correctionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Selective node engineering for chip-level soft error rate improvement [in CMOS]Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A logic-level model for α-particle hits in CMOS circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Impact of scaling on soft-error rates in commercial microprocessorsIEEE Transactions on Nuclear Science, 2002
- Upset hardened memory design for submicron CMOS technologyIEEE Transactions on Nuclear Science, 1996