A built-in self-testing approach for minimizing hardware overhead

This publication has 7 references indexed in Scilit:

• An easily computed functional level testability measure
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Automatic insertion of BIST hardware using VHDL
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• A design for testability scheme with applications to data path synthesis
  Published by Association for Computing Machinery (ACM) ,1991
• Design of testable VLSI circuits with minimum area overhead
  IEEE Transactions on Computers, 1989
• On using signature registers as pseudorandom pattern generators in built-in self-testing
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• A Knowledge-Based System for Designing Testable VLSI Chips
  IEEE Design & Test of Computers, 1985
• LOCST: A Built-In Self-Test Technique
  IEEE Design & Test of Computers, 1984