A module generator for optimized CMOS buffers
- 1 January 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 9 (10) , 1028-1046
- https://doi.org/10.1109/43.62730
Abstract
No abstract availableKeywords
This publication has 16 references indexed in Scilit:
- CMOS Circuit Speed and Buffer OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- A Methodology for Worst-Case Analysis of Integrated CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- Digital CMOS Circuit DesignPublished by Springer Nature ,1986
- A Switch-Level Timing Verifier for Digital MOS VLSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1985
- Gate Electrode RC Delay Effects in VLSI'sIEEE Journal of Solid-State Circuits, 1985
- Delay analysis of Si NMOS Gbit/s logic circuitsIEEE Journal of Solid-State Circuits, 1984
- Delay-Time Modeling for ED MOS Logic LSIIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1983
- CMOS circuit optimizationSolid-State Electronics, 1983
- Switching speeds of MOS invertersIEEE Journal of Solid-State Circuits, 1980
- Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systemsIEEE Journal of Solid-State Circuits, 1979