An integrated framework for yield management and defect/fault reduction
- 1 May 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Semiconductor Manufacturing
- Vol. 8 (2) , 110-120
- https://doi.org/10.1109/66.382274
Abstract
No abstract availableThis publication has 18 references indexed in Scilit:
- Standard Defect MonitorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Standardization of test structure designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- IC defect sensitivity for footprint-type spot defectsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- A standardized method for CMOS unit process developmentIEEE Transactions on Semiconductor Manufacturing, 1992
- ULSI technology toward the next century: driven by DRAMs or MPUs?Published by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- CMOS Process MonitorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- The importance of the short-circuit failure mode in aluminum electromigrationJournal of Vacuum Science & Technology B, 1987
- Role of defect size distribution in yield modelingIEEE Transactions on Electron Devices, 1985
- Modeling of defects in integrated circuit photolithographic patternsIBM Journal of Research and Development, 1984
- Modeling of Integrated Circuit Defect SensitivitiesIBM Journal of Research and Development, 1983