Charge recycling differential logic (CRDL) for low power application
- 1 January 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (9) , 1267-1276
- https://doi.org/10.1109/4.535410
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Charge recycling differential logic for low-power applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-voltage ULSI designIEEE Journal of Solid-State Circuits, 1993
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- Latched CMOS differential logic (LCDL) for complex high-speed VLSIIEEE Journal of Solid-State Circuits, 1991
- A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logicIEEE Journal of Solid-State Circuits, 1990
- CMOS differential pass-transistor logic designIEEE Journal of Solid-State Circuits, 1987
- Cascode voltage switch logic: A differential CMOS logic familyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- NORA: a racefree dynamic CMOS technique for pipelined logic structuresIEEE Journal of Solid-State Circuits, 1983
- High-speed compact circuits with CMOSIEEE Journal of Solid-State Circuits, 1982
- Single transistor MOS RAM using a short-channel MOS transistorIEEE Journal of Solid-State Circuits, 1978