Low-voltage ULSI design
- 1 April 1993
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 28 (4) , 408-413
- https://doi.org/10.1109/4.210022
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- A CMOS 40 MHz 8 b 105 mW two-step ADCPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sub-1-V swing bus architecture for future low-power ULSIsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An experimental 1.5-V 64-Mb DRAMIEEE Journal of Solid-State Circuits, 1991
- Quasi-Complementary BiCMOS For Sub-3-V Digital CircuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1991
- Performance comparison of driver configurations and full-swing techniques for BiCMOS logic circuitsIEEE Journal of Solid-State Circuits, 1990
- Trends in megabit DRAM circuit designIEEE Journal of Solid-State Circuits, 1990
- A 3.8-ns CMOS 16*16-b multiplier using complementary pass-transistor logicIEEE Journal of Solid-State Circuits, 1990
- Full-swing logic circuits in a complementary BiCMOS technologyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- A 1 V operating 256-Kbit full CMOS SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Subthreshold slope of thin-film SOI MOSFET'sIEEE Electron Device Letters, 1986