Inverting the abstraction mapping: A methodology for hardware verification
- 1 January 1996
- book chapter
- Published by Springer Nature
- p. 172-186
- https://doi.org/10.1007/bfb0031807
Abstract
No abstract availableKeywords
This publication has 4 references indexed in Scilit:
- Formal verification for fault-tolerant architectures: prolegomena to the design of PVSIEEE Transactions on Software Engineering, 1995
- Ground temporal logic: A logic for hardware verificationPublished by Springer Nature ,1994
- Automatic verification of pipelined microprocessor controlPublished by Springer Nature ,1994
- The existence of refinement mappingsTheoretical Computer Science, 1991