Survey of Analysis, Simulation and Modeling for Large Scale Logic Circuits
- 1 January 1981
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 124-129
- https://doi.org/10.1109/dac.1981.1585342
Abstract
The purpose of this paper is to introduce recent developments in the time analysis, simulation and modeling of logic circuits. These advances which have taken place in the circuit and systems area augment the recent advances in logic time simulators. The latest trend has been to combine the approaches into a single system, a so called mixed simulation-analysis program. In this paper we review some of the circuit oriented techniques at a level understandable to the non circuit-theorist.Keywords
This publication has 10 references indexed in Scilit:
- Time analysis of large-scale circuits containing one-way macromodelsIEEE Transactions on Circuits and Systems, 1982
- MascotIEE Proceedings G (Electronic Circuits and Systems), 1980
- A multilevel Newton algorithm with macromodeling and latency for the analysis of large-scale nonlinear circuits in the time domainIEEE Transactions on Circuits and Systems, 1979
- Techniques for the simulation of large-scale integrated circuitsIEEE Transactions on Circuits and Systems, 1979
- The use of threshold functions and Boolean-controlled network elements for macromodeling of LSI circuitsIEEE Journal of Solid-State Circuits, 1978
- Macromodelling — an approach for analysing large-scale circuitsComputer-Aided Design, 1978
- A latent macromodular approach to large-scale sparse networksIEEE Transactions on Circuits and Systems, 1976
- MOTIS-An MOS timing simulatorIEEE Transactions on Circuits and Systems, 1975
- The Sparse Tableau Approach to Network Analysis and DesignIEEE Transactions on Circuit Theory, 1971
- Exclusive simulation of activity in digital networksCommunications of the ACM, 1969