On The Instruction-level Characteristics Of Scalar Code In Highly-vectorized Scientific Applications

This publication has 12 references indexed in Scilit:

• A 289 MFLOPS single-chip supercomputer
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Limits of instruction-level parallelism
  Published by Association for Computing Machinery (ACM) ,1991
• A 200-MFLOPS 100-MHz 64-b BiCMOS vector-pipelined processor (VPP) ULSI
  IEEE Journal of Solid-State Circuits, 1991
• Supercomputer performance evaluation and the Perfect Benchmarks
  Published by Association for Computing Machinery (ACM) ,1990
• IBM RISC System/6000 processor architecture
  IBM Journal of Research and Development, 1990
• Available instruction-level parallelism for superscalar and superpipelined machines
  Published by Association for Computing Machinery (ACM) ,1989
• Tradeoffs in instruction format design for horizontal architectures
  Published by Association for Computing Machinery (ACM) ,1989
• Limits on multiple instruction issue
  Published by Association for Computing Machinery (ACM) ,1989
• The nonuniform distribution of instruction-level and machine parallelism and its effect on performance
  IEEE Transactions on Computers, 1989
• Measuring the Parallelism Available for Very Long Instruction Word Architectures
  IEEE Transactions on Computers, 1984