Switch module design with application to two-dimensional segmentation design
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Optimization Of Channel Segmentation For Channelled Architecture FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- An MPGA Compatible FPGA ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Third-generation architecture boosts speed and density of field-programmable gate arraysPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Segmented channel routingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1024 Pin Universal Interconnect Array With Routing ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- On channel segmentation design for row-based FPGAsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Flexibility of interconnection structures for field-programmable gate arraysIEEE Journal of Solid-State Circuits, 1991
- An architecture for electrically configurable gate arraysIEEE Journal of Solid-State Circuits, 1989