Fault Tolerance Techniques for Array Structures Used in Supercomputing

This publication has 10 references indexed in Scilit:

• On Area and Yield Considerations for Fault-Tolerant VLSI Processor Arrays
  IEEE Transactions on Computers, 1984
• Wafer-scale integration of systolic arrays
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1982
• Fault-Tolerant Design for VLSI: Effect of Interconnect Requirements on Yield Improvement of VLSI Designs
  IEEE Transactions on Computers, 1982
• Introduction to the configurable, highly parallel computer
  Computer, 1982
• Why systolic architectures?
  Computer, 1982
• Problems of Designing Supersystems with Dynamic Architectures
  IEEE Transactions on Computers, 1980
• Architecture of a massively parallel processor
  Published by Association for Computing Machinery (ACM) ,1980
• A Model of SIMD Machines and a Comparison of Various Interconnection Networks
  IEEE Transactions on Computers, 1979
• Wafer-scale integration-a fault-tolerant procedure
  IEEE Journal of Solid-State Circuits, 1978
• The Illiac IV system
  Proceedings of the IEEE, 1972