Genesis: a behavioral synthesis system for hierarchical testability
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 272-276
- https://doi.org/10.1109/edtc.1994.326865
Abstract
Previous research in the area of behavioral synthesis of digital circuits has mostly concentrated on optimizing area and performance. We present a behavioral data path synthesis system, called Genesis, which is geared towards hierarchical testability. A test environment for each module in the data path is guaranteed during allocation such that it becomes possible to justify any desired test set at module inputs from system inputs, and propagate fault effects from module outputs to system outputs. Genesis provided 100% system-level testability for all the synthesized benchmarks with a three-to-four orders of magnitude improvement in test generation time as compared to an efficient gate-level sequential test generator. The area overhead of circuits synthesized by Genesis is usually zero over circuits synthesized by other behavioral synthesis systems which disregard testability. Genesis can also easily handle loop constructs in the behavioral specification.Keywords
This publication has 13 references indexed in Scilit:
- ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Rescheduling transformations for high level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Splicer: a heuristic approach to connectivity bindingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- PDL++: an optimizing generator language for register transfer designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Behavioral synthesis of highly testable data paths under the non-scan and partial scan environmentsPublished by Association for Computing Machinery (ACM) ,1993
- A data path synthesis method for self-testable designsPublished by Association for Computing Machinery (ACM) ,1991
- Data path allocation based on bipartite weighted matchingPublished by Association for Computing Machinery (ACM) ,1990
- HAL: A Multi-Paradigm Approach to Automatic Data Path SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1986