ALLOCATION AND ASSIGNMENT IN HIGH-LEVEL SYNTHESIS FOR SELF-TESTABLE DATA PATHS

This publication has 19 references indexed in Scilit:

• Splicer: a heuristic approach to connectivity binding
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Behavioral synthesis of testable systems with VHDL
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Synthesis and optimization procedures for robustly delay-fault testable combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A data path synthesis method for self-testable designs
  Published by Association for Computing Machinery (ACM) ,1991
• Algorithms for hardware allocation in data path synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
• Detecting stuck-open faults with stuck-at test sets
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1989
• On using signature registers as pseudorandom pattern generators in built-in self-testing
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Probability models for pseudorandom test sequences
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
• Built-In Self-Test Structures
  IEEE Design & Test of Computers, 1985
• Design for Testability—A Survey
  IEEE Transactions on Computers, 1982