Algorithms for hardware allocation in data path synthesis
- 1 July 1989
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 8 (7) , 768-781
- https://doi.org/10.1109/43.31534
Abstract
Novel algorithms for the simultaneous cost/resource-constrained allocation of registers, arithmetic units, and interconnect in a data path have been developed. The entire allocation process can be formulated as a two-dimensional placement problem of microinstructions in space and time. This formulation readily lends itself to the use of a variety of heuristics for solving the allocation problem. The authors present simulated-annealing-based algorithms which provide excellent solutions to this formulation of the allocation problem. These algorithms operate under a variety of user-specifiable constraints on hardware resources and costs. They also incorporate conditional resource sharing and simultaneously address all aspects of the allocation problem, namely register, arithmetic unit, and interconnect allocation, while effectively exploring the existing tradeoffs in the design space.<>Keywords
This publication has 25 references indexed in Scilit:
- Splicer: a heuristic approach to connectivity bindingPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Force-directed scheduling in automatic data path synthesisPublished by Association for Computing Machinery (ACM) ,1987
- The TimberWolf placement and routing packageIEEE Journal of Solid-State Circuits, 1985
- Synthesis of Optimal Clocking SchemesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1985
- Emerald: A Bus Style DesignerPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1984
- Facet: A Procedure for the Automated Synthesis of Digital SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- A Method of Automatic Data Path SynthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983
- Present SLAC Accelerator Computer Control System FeaturesIEEE Transactions on Nuclear Science, 1981
- The Modeling and Synthesis of Bus SystemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Improving the throughput of a pipeline by insertion of delaysPublished by Association for Computing Machinery (ACM) ,1976