Built-In Self-Test Structures
- 1 April 1985
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 2 (2) , 29-36
- https://doi.org/10.1109/mdt.1985.294857
Abstract
A system that includes self-test features must have facilities for generating test patterns and analyzing the resultant circuit response. This article surveys the structures that are used to implement these self-test functions. The various techniques used to convert the system bistables into test scan paths are discussed. The addition of bistables associated with the I/O bonding pads so that the pads can be accessed via a scan path (external or boundary scan path) is described. Most designs use linear-feedback shift registers for both test pattern generation and response analysis. The various linear-feedback shift register designs for pseudorandom or pseudoexhaustive input test pattern generation and for output response signature analysis are presented.Keywords
This publication has 7 references indexed in Scilit:
- A New PLA Design for Universal TestabilityIEEE Transactions on Computers, 1984
- Random-Pattern Coverage Enhancement and Diagnosis for LSSD Logic Self-TestIBM Journal of Research and Development, 1983
- Self-testing VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1981
- Built-in test for complex digital integrated circuitsIEEE Journal of Solid-State Circuits, 1980
- LSI chip design for testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1978
- An Advanced Fault Isolation System for Digital LogicIEEE Transactions on Computers, 1975
- Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional LogicIEEE Transactions on Computers, 1973