Transformation-based high-level synthesis of fault-tolerant ASICs
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 662-665
- https://doi.org/10.1109/dac.1992.227803
Abstract
No abstract availableKeywords
This publication has 7 references indexed in Scilit:
- Rescheduling transformations for high level synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- High-level synthesis of fault-tolerant ASICsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimizing resource utilization using transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- ASSURE: automated design for dependabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High — Level SynthesisPublished by Springer Nature ,1992
- Redundant operator creationPublished by Association for Computing Machinery (ACM) ,1991
- Behavioral transformation for algorithmic level IC designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989