Verification of synchronous circuits by symbolic logic simulation
- 1 January 1990
- book chapter
- Published by Springer Nature
Abstract
No abstract availableKeywords
This publication has 5 references indexed in Scilit:
- Verifying pipelined hardware using symbolic logic simulationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Fast Methods for Switch-Level Verification of MOS CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- COSMOS: a compiled simulator for MOS circuitsPublished by Association for Computing Machinery (ACM) ,1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- The Application of Program Verification to Hardware VerificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979