Fast Methods for Switch-Level Verification of MOS Circuits
- 1 September 1987
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 6 (5) , 766-779
- https://doi.org/10.1109/tcad.1987.1270320
Abstract
No abstract availableThis publication has 11 references indexed in Scilit:
- Digit-Pipelined Arnthmetic as Illustrated by the Paste-Up System: A TutorialComputer, 1987
- An overview of the Penn State design systemPublished by Association for Computing Machinery (ACM) ,1987
- Fast execution for circuit consistency verificationIntegration, 1986
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- Verify: A program for proving correctness of digital hardware designsArtificial Intelligence, 1984
- A Switch-Level Model and Simulator for MOS Digital SystemsIEEE Transactions on Computers, 1984
- Implication algorithms for MOS switch level functional macromodeling implication and testingPublished by Association for Computing Machinery (ACM) ,1982
- A formal method for computer design verificationPublished by Association for Computing Machinery (ACM) ,1982
- Boolean Comparison of Hardware and FlowchartsIBM Journal of Research and Development, 1982
- The Application of Program Verification to Hardware VerificationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979