Integrated predicated and speculative execution in the IMPACT EPIC architecture
- 27 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 227-237
- https://doi.org/10.1109/isca.1998.694777
Abstract
Explicitly Parallel Instruction Computing (EPIC) architectures require the compiler to express program instruction level parallelism directly to the hardware. EPIC techniques which enable the compiler to represent control speculation, data dependence speculation, and predication have individually been shown to be very effective. However these techniques have not been studied in combination with each other. This paper presents the IMPACT EPIC Architecture to address the issues involved in designing processors based on these EPIC concepts. In particular we focus on new execution and recovery models in which microarchitectural support for predicated execution is also used to enable efficient recovery from exceptions caused by speculatively executed instructions. This paper demonstrates that a coherent framework to integrate the three techniques can be elegantly designed to achieve much better performance than each individual technique could alone provide.Keywords
This publication has 17 references indexed in Scilit:
- Guarded execution and branch prediction in dynamic ILP processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- CMOS PA-RISC processor for a new family of workstationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speculative execution via address prediction and data prefetchingPublished by Association for Computing Machinery (ACM) ,1997
- Superscalar instruction execution in the 21164 Alpha microprocessorIEEE Micro, 1995
- Dynamic memory disambiguation using the memory conflict bufferPublished by Association for Computing Machinery (ACM) ,1994
- Architectural Support for Compile-Time SpeculationPublished by Springer Nature ,1994
- Sentinel schedulingACM Transactions on Computer Systems, 1993
- A VLIW architecture for a trace scheduling compilerACM SIGARCH Computer Architecture News, 1987
- Highly concurrent scalar processingACM SIGARCH Computer Architecture News, 1986
- Conversion of control dependence to data dependencePublished by Association for Computing Machinery (ACM) ,1983