Performance evaluation of network processor architectures: combining simulation with analytical estimation

This publication has 16 references indexed in Scilit:

• System-level exploration for Pareto-optimal configurations in parameterized systems-on-a-chip
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• PICO: automatically designing custom computers
  Computer, 2002
• System-level performance analysis for designing on-chip communication architectures
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 2001
• Network Calculus
  Published by Springer Nature ,2001
• The click modular router
  ACM Transactions on Computer Systems, 2000
• Efficient design space exploration in PICO
  Published by Association for Computing Machinery (ACM) ,2000
• The SimpleScalar tool set, version 2.0
  ACM SIGARCH Computer Architecture News, 1997
• A generalized processor sharing approach to flow control in integrated services networks: the single-node case
  IEEE/ACM Transactions on Networking, 1993
• Performance tradeoffs in multithreaded processors
  IEEE Transactions on Parallel and Distributed Systems, 1992
• A calculus for network delay. I. Network elements in isolation
  IEEE Transactions on Information Theory, 1991