Real-time software MPEG-1 video decoder design for low-cost, low-power applications
- 24 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a real-time MPEC-1 video decoder implemented in software on a DSP-enhanced, 160-mW, 100-MHz, 32-bit microprocessor. The processor's DSP-oriented instructions improves the performance of generic DSP operations such as the inverse discrete cosine transform, while fast software algorithms that perform parallel operation on packed-pixel data are developed for processes unique to video decoding such as motion compensation. Furthermore, to reduce the clock count as well as the instruction count, load/store scheduling and cache miss reduction are performed. In total, the processor can achieve 30 frames/sec MPEC-1 video decoding at a cost and power dissipation (160 mW) comparable to dedicated LSIs.Keywords
This publication has 7 references indexed in Scilit:
- A new generation 16-bit general purpose programmable DSP and its video rate applicationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A low-power, 32-bit RISC processor with signal processing capability and its multiply-adderPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A single-chip MPEG1 audio/video decoder using macrocore and cell-base implementationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power multimedia RISCIEEE Micro, 1995
- Accelerating multimedia with enhanced microprocessorsIEEE Micro, 1995
- Algorithmic and architectural enhancements for real-time MPEG-1 decoding on a general purpose RISC workstationIEEE Transactions on Circuits and Systems for Video Technology, 1995
- MPEGCommunications of the ACM, 1991